Job Type: Full-time
Location: Pune, India
Posted: June 02, 2026
Category: other-general
Application Deadline: June 07, 2026

Role Description

**Meet the Team**

Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry-leading optical technologies within data center with unprecedented speed, capacity, and reliability. Come join us and take part in shaping COG’s ground-breaking optical solutions by designing, developing, and testing some of the most advanced pluggable, and Co-packaged Optics (CPO) being developed in the industry.

You will work with Cisco's outstanding Silicon Photonics team. Our team is responsible for driving the development and optimization of optical transceivers & modules (800G,1.6T & beyond) that seamlessly integrate with Cisco's routing, switching, and datacenter platforms, enabling customers to build scalable, high-performance networks that ...

Interested in this role?

Click the button below to start your application for ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune) at Cisco.

Apply Now