CPU Design Verification Engineer
Hsinchu City, Taiwan Province, Taiwan • Posted June 01, 2026
Job Type:
Full-time
Location:
Hsinchu City, Taiwan Province
Posted:
June 01, 2026
Category:
Engineers
Application Deadline:
July 11, 2026
Role Description
Job Description1. Study Design and define DV Plan for Mentor Review.
2. Base on DV Plan coding Random-Stimulus, Checking Mechanism, Functional Coverage.
3. Run-Simulation then debug and identify fail reason, Fixing DV Environment Problem (Random/Check/Cover).
#LI-YT1Requirement1. 2 Years or Less design verification experience or who interesting with design verification.
2. Familiar Verilog or Systemverilog is required.
3. OOP or UVM is preferred.
2. Base on DV Plan coding Random-Stimulus, Checking Mechanism, Functional Coverage.
3. Run-Simulation then debug and identify fail reason, Fixing DV Environment Problem (Random/Check/Cover).
#LI-YT1Requirement1. 2 Years or Less design verification experience or who interesting with design verification.
2. Familiar Verilog or Systemverilog is required.
3. OOP or UVM is preferred.
Interested in this role?
Click the button below to start your application for CPU Design Verification Engineer at MediaTek.
Apply Now