Design Verification Engineer
Hyderabad, Telangana, India • Posted June 05, 2026
Job Type:
Full-time
Location:
Hyderabad, Telangana
Posted:
June 05, 2026
Category:
Engineers
Application Deadline:
July 15, 2026
Role Description
Experience: 2-3 Years
Location: Hyderabad
Education: B.E./B.Tech. in ECE/EEE
Roles and Responsibilities
- Strong expertise in UVM-based verification.
- Hands-on IP-level verification exposure and a solid understanding of serial protocols are a must.
Share resumes at
Interested in this role?
Click the button below to start your application for Design Verification Engineer at ACL Digital.
Apply Now