Design Verification Engineer
Mumbai, Maharashtra, India • Posted June 04, 2026
Job Type:
Full-time
Location:
Mumbai, Maharashtra
Posted:
June 04, 2026
Category:
Engineers
Application Deadline:
July 14, 2026
Role Description
#ACL Digital is hiring: IP Verification Engineer – UVM Verification
- We are looking for engineers with strong SystemVerilog UVM, behavioral modeling, and system-level performance verification experience.
- Hands-on expertise in AXI4, NoC protocols, and multi-master/multi-slave configurations is required.
- Experience with DRAM memory controllers, traffic patterns, bandwidth & latency analysis is a plus.
- Proficiency with VCS/Questa/Xcelium/Riviera and Vivado debug is essential.
Experience: 5–7 years
Notice Period: Immediate / 30 days
- We are looking for engineers with strong SystemVerilog UVM, behavioral modeling, and system-level performance verification experience.
- Hands-on expertise in AXI4, NoC protocols, and multi-master/multi-slave configurations is required.
- Experience with DRAM memory controllers, traffic patterns, bandwidth & latency analysis is a plus.
- Proficiency with VCS/Questa/Xcelium/Riviera and Vivado debug is essential.
Experience: 5–7 years
Notice Period: Immediate / 30 days
Interested in this role?
Click the button below to start your application for Design Verification Engineer at ACL Digital.
Apply Now