Digital Design Engineer: Timing & PLL Synchronization

ottawa, on, Canada • Posted June 08, 2026

Job Type: Full-time

Location: ottawa, on

Posted: June 08, 2026

Category: Other-General

Application Deadline: July 18, 2026

Role Description

                    A global leader in connectivity solutions is seeking a Digital Design Engineer to focus on digital synchronization and PLL development. This role involves designing optimized timing solutions and collaborating with various engineering teams. Candidates should possess a degree in Electrical or Computer Engineering and expertise in digital design methodologies. Competitive compensation and comprehensive benefits are offered.
#J-18808-Ljbffr
                

Interested in this role?

Click the button below to start your application for Digital Design Engineer: Timing & PLL Synchronization at Ciena Corporation.

Apply Now