Digital Validation Engineer
Bengaluru, Karnataka, India • Posted May 27, 2026
Job Type:
Full-time
Location:
Bengaluru, Karnataka
Posted:
May 27, 2026
Category:
Engineers
Application Deadline:
July 06, 2026
Role Description
GFx IP Verification Engineer Ramp up on the GFx IP and the verification infrastructure. Debug C++ based testcases using logs and waveforms. Regression debug and root cause, raise JIRAs and verify the fixes Coverage analysis. Port C++ tests to PSS. Debug and fix the PSS tests to have the same result as C++ tests. 4+ years of design verification experience. Experience in debugging mixed language environments (c++/sv/uvm). Good knowledge of c++ is desirable. Familiarity with PSS is desirable. Experience: 4+ Years Location: Bangalore Notice Period: Less than 30 days.
Interested in this role?
Click the button below to start your application for Digital Validation Engineer at ACL Digital.
Apply Now