Full Chip Timing Modeling and Integration Engineer

george town, penang, Malaysia • Posted June 06, 2026

Job Type: Full-time
Location: george town, penang
Posted: June 06, 2026
Category: Engineering
Application Deadline: July 16, 2026

Role Description

Altera .Full Chip Timing Engineer page is loaded## Full Chip Timing Engineerlocations: Penang 15, Penang, Malaysiatime type: Full timeposted on: Posted Todayjob requisition id: R01936# **Job Details:**### ## **Job Description:*** Altera is seeking highly qualified candidates to join our Full Chip Timing team. Altera continues to deliver industry-leading (FPGA) Field-Programmable Gate Array solutions to customers.* As a Full Chip Engineer, you will be developing timing methodologies and executing full-chip timing for Altera’s next generation product lines in the world's most advanced process technologies.* This will be a fast-paced dynamic environment where you will be part of a high-performance design team working toward next generation FPGA products.* You will work in a hands-on capacity performing full chip timing analysis.* You will utilize your extensive design experience and interpersonal skills to efficiently solve technical issues, drive continuous improvement, negotiat...

Interested in this role?

Click the button below to start your application for Full Chip Timing Modeling and Integration Engineer at Altera.

Apply Now