Io/Analog Block Layout Engineer

Bengaluru, Karnataka, India • Posted June 04, 2026

Job Type: Full-time
Location: Bengaluru, Karnataka
Posted: June 04, 2026
Category: Engineers
Application Deadline: July 14, 2026

Role Description

Job Title: Analog/ IO Block Layout Engineer Location: Bangalore, India Job Summary We are seeking a highly skilled IO Layout Engineer with strong experience in advanced process nodes to join our VLSI design team. The ideal candidate will have hands-on expertise in IO and analog block layout, working closely with circuit design, packaging, and foundry teams to deliver high-quality silicon across cutting-edge technologies. Key Responsibilities Design and develop IO and Analog block layouts, including GPIO and DDR interfaces, for advanced technology nodes Perform full-chip and block-level IO layout, ensuring compliance with foundry and design rules Work on advanced process technologies including TSMC 2nm, 3nm, 5nm and Samsung Foundry 2nm, 4nm (SF) Collaborate with circuit designers to optimize layout for performance, power, reliability, and manufacturability Execute and resolve DRC, LVS, ERC, EM/IR, and reliability checks Review layout against ESD, latch-up, and IO ring requirements Inter...

Interested in this role?

Click the button below to start your application for Io/Analog Block Layout Engineer at UST.

Apply Now