Ip Design Verification Engineer - Uvm | Soc | Embedded Processors
Bengaluru, Karnataka, India • Posted June 05, 2026
Job Type:
Full-time
Location:
Bengaluru, Karnataka
Posted:
June 05, 2026
Category:
Computer Occupations
Application Deadline:
July 15, 2026
Role Description
⚡ Verify the Future of Intelligence — From Silicon to System At Texas Instruments, our engineers don't just design chips — they ensure every line of RTL is functionally correct, verified, and ready to power the world's most demanding applications. If you're a verification expert who thrives on UVM methodology, SoC integration, and driving verification closure, this is your opportunity. About the Role We are looking for a talented IP Design Verification Engineer – UVM | SoC | Embedded Processors to join our Processors and Application Specific Microcontroller (ASM) Business Unit — part of TI's Embedded Processors group. You will own the full DV lifecycle — from verification strategy and test plan creation to UVM testbench development, coverage closure, and SoC integration debug — for cutting-edge SoCs spanning 5nm technologies targeting automotive ADAS, zonal controllers, domain controllers, and industrial real-time control applications. This is a high-ownership, high-impact role where y...
Interested in this role?
Click the button below to start your application for Ip Design Verification Engineer - Uvm | Soc | Embedded Processors at Texas Instruments.
Apply Now