Lead Design Analysis Engineer
Bengaluru, Karnataka, India • Posted June 01, 2026
Job Type:
Full-time
Location:
Bengaluru, Karnataka
Posted:
June 01, 2026
Category:
Engineers
Application Deadline:
July 11, 2026
Role Description
Job Title: Lead Memory Design Engineer Experience: 6+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / VLSI / Memory IP / SoC Job Summary: We are looking for an experienced and highly motivated Lead Memory Design Engineer to drive the architecture, design, and development of advanced memory IPs such as SRAMs, ROMs, CAMs, and Register Files. The role involves leading a team of designers, interacting with cross-functional groups, and delivering high-performance, low-power, and silicon-proven memory solutions at advanced technology nodes. Key Responsibilities: Define architecture and design specifications for custom memory IPs or memory compilers. Design and optimize circuits such as: Memory cell arrays, sense amplifiers, precharge, write drivers, decoders, control logic Lead the schematic-level design and simulation (pre-layout and post-layout) for performance, power, and robustness. Collaborate with layout, verification, and technology teams to ensure full...
Interested in this role?
Click the button below to start your application for Lead Design Analysis Engineer at ACL Digital.
Apply Now