Lead Design Verification Engineer

bayan lepas, penang, Malaysia • Posted June 04, 2026

Job Type: Full-time
Location: bayan lepas, penang
Posted: June 04, 2026
Category: Engineering
Application Deadline: July 14, 2026

Role Description

Job Description

Performs functional logic verification of an FPGA to ensure design will meet specification requirements. Develops FPGA verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. May also collaborate with systems and software engineers to support integration testing of the FPGA. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Maintains and improves existing functional verification infras...

Interested in this role?

Click the button below to start your application for Lead Design Verification Engineer at Altera.

Apply Now