Lead Design Verification Engineer

Lead Design Verification Engineer

Location: Bengaluru

Experience: 6–12 Years

Role Overview

LeadSoc Technologies is seeking a highly skilled Lead Design Verification Engineer to drive verification of next-generation SoC/IP designs. The ideal candidate will possess deep expertise in high-speed protocols, RISC-V architecture, computer architecture concepts, and advanced SystemVerilog/UVM-based verification methodologies.

Key Responsibilities

• Lead verification activities for complex SoC, subsystem, and IP-level designs from specification to tape-out.
• Develop comprehensive verification plans, testbench architectures, coverage models, and verification strategies.
• Build and maintain scalable verification environments using SystemVerilog and UVM.
• Verify RISC-V processor cores, cache subsystems, interconnects, and So...