Lead System-on-Chip Verification Engineer
Hyderabad, Telangana, India • Posted June 09, 2026
Job Type:
Full-time
Location:
Hyderabad, Telangana
Posted:
June 09, 2026
Category:
Engineers
Application Deadline:
July 19, 2026
Role Description
SSOC Design Verification Engineer - Senior / Lead / Sr. Lead
Experience: 5 to 12 Years
Location: Hyderabad / Bangalore
Job Requirement
- Must have good knowledge on the verification flows
- Excellent hands-on debug skills and problem solving attitude.
- Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC.
- Experience of working on Functional Verification, SoC Verification, Emulation
- Good in programming : System Verilog, PLI/DPI interface, C/C++, PERL/Shell script, assembly language
- OVM/UVM Methodology knowledge and experience
- Must have good communication skills and the ability to work in a team environment.
- Preferably having experience in architecture such as x86 or ARM domain based SOCs
- having SOC/IP performance verification background is added plus. <...
Interested in this role?
Click the button below to start your application for Lead System-on-Chip Verification Engineer at ACL Digital.
Apply Now