Low Power Design/Methodology Engineer

tijuana, baja california, Mexico • Posted June 10, 2026

Job Type: Full-time
Location: tijuana, baja california
Posted: June 10, 2026
Category: Construcción, diseño y desarrollo
Application Deadline: July 20, 2026

Role Description

Company: QUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIA

Job Area: Engineering Group > ASICS Engineering

Overview

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Responsibilities

  • Design adaptive power management controller, on-chip sensor controller and digital power meter.
  • Perform RTL design, simulation, synthesis, timing analysis, lint check, clock domain crossing check, conformal low power...

Interested in this role?

Click the button below to start your application for Low Power Design/Methodology Engineer at Qualcomm.

Apply Now