Memory Design Engineer (SRAM/ASIC) — Cadence Expert
ahuntsic north, qc, Canada • Posted June 04, 2026
Job Type:
Full-time
Location:
ahuntsic north, qc
Posted:
June 04, 2026
Category:
Other-General
Application Deadline:
July 14, 2026
Role Description
A leading IT Services company based in Ottawa is looking for an Application Specific Integrated Circuit Design Engineer with mid-senior level experience. The position offers a salary range of CA$110,000 to CA$120,000, with responsibilities such as Memory Design using SRAM tools and circuit design using CADENCE SPECTRE. Candidates should possess strong communication and teamwork skills, alongside a good understanding of SRAM architecture and full embedded memory design flow. Join us for an exciting opportunity in the semiconductor manufacturing industry.
#J-18808-Ljbffr
#J-18808-Ljbffr
Interested in this role?
Click the button below to start your application for Memory Design Engineer (SRAM/ASIC) — Cadence Expert at HCLTech.
Apply Now