Memory Layout Engineer

Bengaluru, Karnataka, India • Posted June 03, 2026

Job Type: Full-time
Location: Bengaluru, Karnataka
Posted: June 03, 2026
Category: Engineers
Application Deadline: July 13, 2026

Role Description

Job Title: Memory Layout Engineer

Experience: 3+yrs

Location: Bangalore

Job Type: Full-time

Industry: Semiconductors / VLSI / Memory Design

Job Summary:

We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for delivering high-quality, DRC/LVS-clean layouts optimized for performance, area, and power.

Key Responsibilities:

  • Design full-custom layouts for memory components like SRAM, ROM, CAM, Register Files, or sense amplifiers.
  • Work closely with circuit designers to understand schematics and translate them into optimized layouts.
  • Floorplanning, transistor-level placement, routing, and matching to meet electrical and physical design constraints.
  • Run physical verification (DRC, LVS, ERC...

Interested in this role?

Click the button below to start your application for Memory Layout Engineer at ACL Digital.

Apply Now