Principal DDR Verification Engineer
noida, uttar pradesh, India • Posted June 07, 2026
Job Type:
Full-time
Location:
noida, uttar pradesh
Posted:
June 07, 2026
Category:
design,test
Application Deadline:
July 17, 2026
Role Description
- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
- 4+ years of Design Verification experience with SV/UVM
- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
- Design Verification experience verifying complex designs and leading projects from concept to verification closure.
- Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
- Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
Interested in this role?
Click the button below to start your application for Principal DDR Verification Engineer at Cadence System Design and Analysis.
Apply Now