Principal Design Engineer

Noida, Uttar Pradesh, India • Posted June 06, 2026

Job Type: Full-time

Location: Noida, Uttar Pradesh

Posted: June 06, 2026

Category: Engineers

Application Deadline: July 16, 2026

Role Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
8+ years of Design Verification experience with SV/UVM
Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
Design Verification experience verifying complex designs and leading projects from concept to verification closure.
Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
We’re doing work that matters. Help us solve what others can’t.

Interested in this role?

Click the button below to start your application for Principal Design Engineer at Cadence Design Systems, Inc..

Apply Now