Principal engineer – chip design front end

bengaluru, karnataka, India • Posted June 11, 2026

Job Type: Full-time
Location: bengaluru, karnataka
Posted: June 11, 2026
Category: Other-General
Application Deadline: July 21, 2026

Role Description

We are looking for a highly skilled Digital Front-End Lead to drive and contribute to chip-level architecture, RTL design, and verification, while managing and mentoring a high-performing team. The ideal candidate will possess deep technical expertise and leadership capabilities, with a strong background in So C design, RTL coding, verification planning, and project management.

This role requires a proactive approach to continuous improvement and collaboration across disciplines. We are specifically seeking a Verification Leader with design exposure, capable of ensuring robust verification strategies while contributing to architectural and design decisions.

* Target products are not FPGA-based.*

* Experience with MCU products featuring ARM cores is preferred. *

Key Skills - Priority Level (1(Low) - 5(High))

Chip Level Verification – 5

Chip-Level Use Case Understanding Verification Plan Formulation, Management, and Review Extraction ...

Interested in this role?

Click the button below to start your application for Principal engineer – chip design front end at Toshiba Software.

Apply Now