RF FPGA Engineer – Interlock & Fault Protection (Onsite)
genf, genf, Switzerland • Posted June 21, 2026
Job Type:
Full-time
Location:
genf, genf
Posted:
June 21, 2026
Category:
Other-General
Application Deadline:
July 31, 2026
Role Description
CERN is looking for an Electronics Engineer to join the Accelerators Systems Department in Geneva. You will focus on developing FPGA firmware for solid-state RF amplifiers and support their integration and testing. Candidates should have a Bachelor's or Master's degree in Computer Science or Electrical Engineering, with initial experience in FPGA design and Python programming.
The role is fully onsite with a contract duration of 24 months, possibly extendable. Monthly stipends range from 5266 to 5793 Swiss Francs, complemented by generous health insurance and paid leave.
#J-18808-LjbffrInterested in this role?
Click the button below to start your application for RF FPGA Engineer – Interlock & Fault Protection (Onsite) at CERN.
Apply Now