RF FPGA Engineer – Interlocks & Fault Protection

genf, genf, Switzerland • Posted June 30, 2026

Job Type: Full-time
Location: genf, genf
Posted: June 30, 2026
Category: Other-General
Application Deadline: August 09, 2026

Role Description

CERN in Geneva is hiring an Electronics Engineer to develop FPGA firmware for interlock systems and assist in RF system integration. This role includes designing Python tools for automated testing and offers extensive training opportunities.

Ideal candidates have a Bachelor's or Master's in Electrical Engineering and experience in FPGA design. The position requires onsite work and offers a competitive salary along with comprehensive benefits.

#J-18808-Ljbffr

Interested in this role?

Click the button below to start your application for RF FPGA Engineer – Interlocks & Fault Protection at CERN.

Apply Now