Senior ASIC Methodology Engineer
tijuana, tijuana, Mexico • Posted June 04, 2026
Job Type:
Full-time
Location:
tijuana, tijuana
Posted:
June 04, 2026
Category:
Other-General
Application Deadline:
July 14, 2026
Role Description
Company
QUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIA
Job AreaEngineering Group, Engineering Group > ASICS Engineering
Role OverviewAbout the Role
As a member of the methodology/PPA team, you will work closely with various core teams to enable a state‑of‑the‑art design analytics platform. In this role, you will directly see the impact of our products in daily PPA exploration / optimization across various design teams.
Required Qualifications- B.S/M.S. degree in Electrical Engineering, Computer Science.
- 1‑2 years of experience in related fields.
- Strong programming skills in Python.
- Hands‑on experience with static timing analysis (STA) tools, e.g., PrimeTime and Tempus.
- Experience with place & route tools and a good understanding of the ASIC RTL‑GDSII design flow is a plus.
- Critical thinking with good software architect...
Interested in this role?
Click the button below to start your application for Senior ASIC Methodology Engineer at Qualcomm.
Apply Now