Senior CMOS Test Structures Design & Layout Engineer

Mexico, jalisco, Mexico • Posted June 06, 2026

Job Type: Full-time
Location: Mexico, jalisco
Posted: June 06, 2026
Category: Construcción, diseño y desarrollo
Application Deadline: July 16, 2026

Role Description

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. seeks a Scribe Design Non-Array Engineer in Jalisco, Mexico. You'll be responsible for designing, laying out, and verifying electrical test structures crucial for semiconductor device development.

Ideal candidates will have a Bachelor’s degree in Electrical or Microelectronic Engineering, with at least 5 years of hands-on experience, particularly with EDA tools. This role emphasizes collaboration and problem-solving skills.

#J-18808-Ljbffr

Interested in this role?

Click the button below to start your application for Senior CMOS Test Structures Design & Layout Engineer at 3050 Micron Semiconductor Mexico, S.de R.L. de C.V..

Apply Now