Senior Verification Engineer - Uvm / Systemverilog / Python / Perl / Bash / Tcl

Verification Engineer - UVM / SystemVerilog / Python / Perl / Bash / TCL

Si desea saber un poco más sobre esta oportunidad, o está considerando presentar su candidatura, por favor, lea la siguiente información del puesto.

• Are you a Mid to Senior level Senior Verification Engineer looking for you next challenge?
• Have experience with SystemVerilog and UVM, plus scripting in Python, Perl, Bash, or TCL?
• Want to join a very exciting Spain based semiconductor company?

If you can say to this, then please keep reading.

We're partnered with a genuinely exciting Barcelona HQ'd semiconductor organization and they're seeking a number of Mid-to-Senior Verification Engineers to join them on a permanent basis, working 100% onsite in central Barcelona.

Visa sponsorship is available if needed, plus free Spanish lessons to help you assimil...