SoC ASIC/FPGA Design Engineer - RTL, C/C++, Python

cambridge, england, United-Kingdom • Posted May 31, 2026

Job Type: Full-time
Location: cambridge, england
Posted: May 31, 2026
Category: IT & Technology
Application Deadline: July 10, 2026

Role Description

A technology company in Cambridge is seeking an ASIC Hardware Engineer to join their advanced semiconductor team. The ideal candidate will have a strong background in ASIC and/or FPGA design, along with programming experience in C/C++ and Python. Candidates should be knowledgeable about GPU, CPU, DSP, or FPU architectures. This role promises an exciting opportunity for career advancement within a leading organization focused on cutting-edge technologies.
#J-18808-Ljbffr

Interested in this role?

Click the button below to start your application for SoC ASIC/FPGA Design Engineer - RTL, C/C++, Python at Edison Smart®.

Apply Now