Staff Engineer – DFT Engineering

Yelahanka, Karnataka, India • Posted May 31, 2026

Job Type: Full time

Location: Yelahanka, Karnataka

Posted: May 31, 2026

Category: Engineers

Application Deadline: July 10, 2026

Role Description

About Learn more at and on and .
Job Description:
We are seeking a skilled and experienced DFT Engineer to join our VLSI design team. The ideal candidate should have a strong background in Design for Testability (DFT) techniques, including LBIST (Logic Built-In Self-Test), ATPG (Automatic Test Pattern Generation), DFT DRC (Design Rule Checking), MBIST (Memory Built-in Sefl-Test), Boundary Scan, JTAG and Analog/Phy DFT.
Responsibilities:
Collaborate with the design team to ensure efficient and effective testability of complex integrated circuits.
Design and implement DFT features such as scan chains, compression, and built-in self-test structures to enhance testability.
Conduct DFT DRC checks in RTL/Netlist database to ensure compliance with DFT guidelines and rules.
Utilize Cadence/Siemen’s DFT tool to perform DFT analysis and optimize testability metrics.
Generating h...
                

Interested in this role?

Click the button below to start your application for Staff Engineer – DFT Engineering at Analog Devices.
Apply Now