Technical Lead: PCIe Digital Design & IP Integration
toronto, on, Canada • Posted June 04, 2026
Job Type:
Full-time
Location:
toronto, on
Posted:
June 04, 2026
Category:
Other-General
Application Deadline:
July 14, 2026
Role Description
A leading semiconductor company in Toronto is looking for a Technical Lead Digital Design Engineer to lead the development of innovative connectivity solutions. The candidate should have significant experience in high-performance PCIE controller design and RTL implementation. Key responsibilities include designing digital solutions and collaborating with cross-functional teams. This role requires a Bachelor's in Electronics/Electrical engineering, extensive digital design experience, and proficiency in System Verilog. A proactive attitude and strong work ethic are essential.
#J-18808-Ljbffr
#J-18808-Ljbffr
Interested in this role?
Click the button below to start your application for Technical Lead: PCIe Digital Design & IP Integration at Astera Labs.
Apply Now