Verification Enablement Engineer: Test Structure & Layout

Mexico, jalisco, Mexico • Posted May 30, 2026

Job Type: Full-time
Location: Mexico, jalisco
Posted: May 30, 2026
Category: Ingeniería de calidad
Application Deadline: July 09, 2026

Role Description

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. is seeking a Scribe Design Verification Enablement Engineer to facilitate the development and validation of advanced process technology. This role involves collaborating with multiple groups to ensure the manufacturability of products while overseeing the layout process and conducting verification processes through modeling and simulation.

The ideal candidate should hold a Master’s degree in Electrical/Electronics Engineering with 5–8 years of experience in IC design development, possess knowledge of relevant simulators, and have skills in automating design flows. A proactive approach in a multi-functional team environment is essential.

#J-18808-Ljbffr

Interested in this role?

Click the button below to start your application for Verification Enablement Engineer: Test Structure & Layout at 3050 Micron Semiconductor Mexico, S.de R.L. de C.V..

Apply Now